Abstract: Building a new power plant to address the growing demand for power due to population 11 concentration in the metropolitan area is one of the world's major concerns. However, since a large 12 power plant can not be located around the city due to burden of economic cost, building power 
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On the AC grid-side, using the trigger type superconducting fault current limiter (SFCL), we 70 identify that the fault current in the feeder is reduced and the voltage drop of Bus1 and Bus2 is 71 suppressed [8] [9] [10] . The SFCL used in the grid is usually resistive type SFCL. This is because the 72 resistive type is more economical than other SFCLs, and has a high limiting impedance and a large 73 capacity. However, resistive SFCLs are vulnerable to large fault current because the burden on 74 superconducting elements is directly applied. The trigger type SFCL limits the fault current to the
75
CLR by commutating the current to the parallel circuit of the superconducting element when the 76 superconducting element is quenched and overloaded. Consequently, the trigger type SFCL 77 suppresses the AC voltage drop through the CLR resistor, making it easy to change the impedance 78 and thereby effectively enhance the FRT capacity [8] [9] .
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Theoretical Investigation and Modeling
81
In order to construct a system in which DG is connected to a grid by DC-link, DG and VSC are 82 primarily modeled. The VSC has different functions depending on the purpose of use. As shown in
83
Figure 2, VSC1 controls the DC voltage and reactive power (Q), and VSC2 controls the active power
84
(P) and Q. Since DG is not a model for control purposes, it is conceived to have a synchronous 85 generator with a constant P output. The over-current relay (OCR), circuit breaker, and SFCL are 86 modeled based on the system constructed as shown in Figure 2 . Finally, a control block diagram for 87 controlling P of VSC2 in condition during fault is modeled [10] .
89
Theoretical investigation of voltage sourced converter (VSC)
90
Unlike CSC, which has been used in the past, each VSC stage in a DC serves as a constant voltage 91 source. In other words, the DC voltage is kept constant even if the power direction changes or the 92 size changes. The VSC model used in this paper can be configured as a CSC because of the structure 93 in which two converters are connected in series. However, since the global trend is aimed at a multi 94 terminal where multiple converters are connected to one another, there is a problem in operating it.
95
In addition, since CSC uses SCR instead of IGBT or GTO, it has an inherent problem that independent 96 control of reactive power and active power can not be done. These VSCs can selectively control DC 97 voltage, active power, reactive power, and AC-side voltage, as mentioned briefly above. "Selectively"
98
means that the DC voltage and the active power are physically related It is. That is, since the active 99 power is used to control the DC voltage, the two things can not be simultaneously controlled to a 100 desired reference value. The reactive power and the AC voltage also have the principle of supplying 101 reactive power to control the AC voltage, so that independent control is impossible.
Since the DC voltage and the active power control can not be simultaneously performed in one 
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As shown in Figure 3 and 4, the VSC basically controls the d-q axis current through the current 112 controller. Based on this, the current signal is converted into a modulating signal, which is used as a 
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When making the d-q axis current signal, it passes through the reference signal generator as 119 shown in Figure 3 and its main input signal is active power and reactive power. The relationship 120 between P, Q and each d-q axis current is expressed in the following equations (3) and (4). In 121 particular, equation (4) shows the relationship between q-axis current and reactive power.
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Equations (3), (4) can be expressed in terms of the d-q axis for P and Q, as in equation (5) and (6).
125
Here, some of the terms can be eliminated because the q-axis voltage is synchronized to zero.
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Where subscripts 0 represents steady-state value of the 
143
Trigger type SFCL can take the voltage signal from the superconducting resistor through the PT
144
and operate the SW, so that the SCE can be protected and the limiting impedance can be set high. The 145 topology of the trigger type SFCL is shown in Figure 5 . 153 154
Mathematical modeling of this superconducting resistance for the last century was one of the 156 greatest interests for researchers and several prototypes have been developed and researched [11}.
157
One of the studies is to model the superconducting phenomenon mathematically. Implementing this 158 superconducting phenomena is essential for modeling the superconducting resistance. However,
159
accurate modeling is very difficult because the quenching phenomena is affected by whole the 160 magnitude field, current through it and the temperature [12] . Supposing that it is only excited by the current, the superconducting resistance can be expressed as the following equation (9) where is 162 the normal state resistance [11] .
163
Modelling over current relay (OCR)
164
Generally, equation (10) is used for modeling of the OCR's characteristics. TD means time dial,
165
A, B and p are constant value. The M is a variable depending on the feeder current ( ) through the
166
OCR measured by CT. The definition of M is given in equation (11). The is the presetting 167 value that the OCR user desires the trip performance to start [13] .
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170
The definition of the integration signal (INT) is needed to create the actual trip signal to be input to the circuit breaker based on the trip. 
246
As mentioned, OCR trip is implemented by using positive current ( ) of 3-phase current for M
247
of OCR variable without each phase current. Due to the fault, all three-phase currents increase 
FRT and APTC operation
259
In the distribution system, the system protection is progressed by SFCL and OCR due to the 260 fault, and FRT operation is proceeded due to the bus voltage drop in the VSC1 terminal. Figure 11 , 261 the bus voltage is confirmed by dividing into four cases. In case (1) 
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The application of the APTC the operation of the converter, making it economically more 337 efficient than other methods and allowing for faster control than controlling the multiplying factor.
338
In addition to the operation of the Trigger type SFCL, the capacity of the FRT greatly increased. On 339 the other hand, the operation of the trigger type SFCL delayed the trip time of the overcurrent relay 
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